

WHAT IS CLAIMED IS:

- 1 1. A method of writing information to a magnetic memory device, the magnetic memory
2 device including a plurality of wordlines in a first wiring level positioned in a first direction, a
3 plurality of bitlines in a second wiring level positioned in a second direction, and a plurality of
4 magnetic memory cells, each magnetic memory cell being proximate an intersection of a
5 wordline and a bitline, the magnetic memory device having a write path, the method comprising:
6 precharging the write path of the magnetic memory device;
7 after precharging, then selecting at least one magnetic memory cell; and
8 writing to the at least one magnetic memory cell.
- 1 2. The method according to Claim 1, wherein precharging the write path comprises
2 precharging at least one of the wordlines to a first write voltage.
- 1 3. The method according to Claim 2, wherein precharging at least one of the wordlines
2 comprises precharging all of the wordlines to the first write voltage.
- 1 4. The method according to Claim 2, wherein precharging the write path comprises
2 precharging at least one of the bitlines to a second write voltage before selecting the at least one
3 magnetic memory cell.
- 1 5. The method according to Claim 4, wherein precharging at least one of the bitlines
2 comprises precharging all of the bitlines to the second write voltage.

1 6. The method according to Claim 3, wherein the magnetic memory cells are arranged in a
2 plurality of sub-arrays, wherein a local write current generator is coupled to each sub-array, and
3 a global reference current generator is coupled to each local write current generator, further
4 comprising:

5 sending a global reference current from the global reference current generator to each
6 local write current generator;

7 flowing the first write current from a local write current generator to the at least one
8 magnetic memory cell; and

9 flowing the second write current from the local write current generator to the at least one
10 magnetic memory cell.

1 7. The method according to Claim 6, further comprising precharging the inputs to the local
2 write current generator before selecting the at least one magnetic memory cell.

1 8. The method according to Claim 6, further comprising coupling a fast on circuit between
2 the sub-arrays and the local write current generator or between the global reference current
3 generator and the local write current generators.

1 9. The method according to Claim 8, wherein coupling the fast on circuit comprises:
2 coupling a first transistor to a first reference voltage;
3 coupling a transfer gate to the first transistor;
4 coupling an enable input of a comparator to the transfer gate;
5 coupling a second transistor to an output of the comparator; and
6 coupling a third transistor to an input of the comparator and the transfer gate, wherein an
7 input of the comparator and the second transistor are coupled to a second reference voltage of the
8 sub-array or the local write current generator, wherein a start signal input to the fast on circuit
9 triggers the precharging of the second reference voltage of the sub-array or the local write
10 current generator.

1 10. The method according to Claim 6, wherein the global reference current generator
2 comprises a precharge mode current reference generator and an active mode reference current
3 generator, a control logic circuit coupled to the active mode reference current generator, the
4 control logic circuit also being coupled to an oscillator, the oscillator being coupled to the
5 precharge mode current reference generator, further comprising:
6 generating the global reference current from either the precharge mode current reference
7 generator in a precharge mode or from the active mode reference current generator in an active
8 mode.

1 11. The method according to Claim 10, further comprising sending a control signal to an
2 input of the control logic circuit to select the precharge mode or the active mode.

1 12. The method according to Claim 10, wherein the oscillator periodically signals the
2 precharge mode current reference generator to recharge a voltage potential for the global
3 reference current in the precharge mode.

1 13. The method according to Claim 1, wherein writing to the at least one magnetic memory
2 cell comprises:

3 first, applying a first current to a wordline of the at least one selected magnetic memory
4 cell; then

5 second, applying a second current to a bitline of the at least one selected magnetic
6 memory cell.

1 14. The method according to Claim 13, wherein writing to the at least one magnetic memory
2 cell further comprises, after applying the second current to the bitline of the at least one selected
3 magnetic memory cell:

4 third, removing the first current from the wordline of the at least one selected magnetic
5 memory cell; then

6 fourth, removing the second current from the bitline of the at least one selected magnetic
7 memory cell.

1 15. The method according to Claim 1, wherein the magnetic memory device comprises a
2 magnetic random access memory (MRAM) device, and wherein the magnetic memory cells
3 comprise magnetic tunnel junctions (MTJ's).

1 16. The method according to Claim 1, wherein the time required to precharge the write path
2 is hidden in an address decoding time or in a redundancy evaluation time of the magnetic
3 memory device.

1 17. A magnetic memory device, comprising:
2 a plurality of wordlines in a first wiring level positioned in a first direction;
3 a plurality of bitlines in a second wiring level positioned in a second direction;
4 a plurality of magnetic memory cells, each magnetic memory cell being proximate an
5 intersection of a wordline and bitline, the magnetic memory cells being arranged in a plurality of
6 sub-arrays;
7 a local write current generator coupled to each sub-array, the local write current
8 generators having at least one input; and
9 a global reference current generator coupled to the at least one input of the local write
10 current generators, wherein the global reference current generator precharges the at least one
11 input of the local write current generators with a global reference current before at least one
12 magnetic memory cell is written to in a write operation.

1 18. The magnetic memory device according to Claim 17, wherein the global reference
2 current generator precharges the local write current generator input before the at least one
3 magnetic memory cell is selected.

1 19. The magnetic memory device according to Claim 17, wherein the local write current
2 generator precharges at least one of the wordlines with a first write voltage and precharges at
3 least one of the bitlines with a second write voltage.

1 20. The magnetic memory device according to Claim 19, wherein the local write current
2 generator precharges all of the wordlines to the first write voltage and precharges all of the
3 bitlines to the second write voltage.

1 21. The magnetic memory device according to Claim 19, wherein the local write current
2 generator sends a first write current to the at least one magnetic memory cell, and wherein the
3 local write current generator sends a second write current to the at least one magnetic memory
4 cell.

1 22. The magnetic memory device according to Claim 17, wherein the at least one magnetic
2 memory cell is written to by first, applying a first current to a wordline of the at least one
3 selected magnetic memory cell, then second, applying a second current to a bitline of the at least
4 one selected magnetic memory cell.

1 23. The magnetic memory device according to Claim 22, wherein the at least one magnetic
2 memory cell is written to by, after applying the second current to the bitline of the at least one
3 selected magnetic memory cell, third, removing the first current from the wordline of the at least
4 one selected magnetic memory cell, and then fourth, removing the second current from the
5 bitline of the at least one selected magnetic memory cell.

1 24. The magnetic memory device according to Claim 17, wherein the magnetic memory
2 device comprises a magnetic random access memory (MRAM) device, and wherein the magnetic
3 memory cells comprise magnetic tunnel junctions (MTJ's).

1 25. The magnetic memory device according to Claim 17, wherein the time required to
2 precharge the local write current generator inputs with a global reference current is hidden in an
3 address decoding time or in a redundancy evaluation time of the magnetic memory device.

1 26. The magnetic memory device according to Claim 17, wherein the global reference
2 current generator comprises:
3 a precharge mode current reference generator;
4 an active mode reference current generator;
5 a control logic circuit coupled to the active mode reference current generator; and
6 an oscillator coupled between the control logic circuit and the precharge mode current
7 reference generator, wherein the global reference current is generated from either the precharge
8 mode current reference generator in a precharge mode or from the active mode reference current
9 generator in an active mode.

1 27. The magnetic memory device according to Claim 26, wherein a control signal sent to an
2 input of the control logic circuit selects the precharge mode or the active mode.

1 28. The magnetic memory device according to Claim 26, wherein the oscillator periodically
2 signals the precharge mode current reference generator to recharge a voltage potential for the
3 global reference current.

1 29. The magnetic memory device according to Claim 17, further comprising a fast on circuit
2 coupled between the sub-arrays and the local write current generator or between the local write
3 current generator and the global reference current generator.

1 30. The magnetic memory device according to Claim 29, wherein the fast on circuit
2 comprises:

3 a first transistor coupled to a first reference voltage;

4 a transfer gate coupled to the first transistor;

5 a comparator coupled to the transfer gate at an enable input of the comparator;

6 a second transistor coupled to an output of the comparator; and

7 a third transistor coupled to an input of the comparator and the transfer gate, wherein an
8 input of the comparator and the second transistor are coupled to a second reference voltage of the
9 sub-array or the local write current generator, wherein a start signal input to the fast on circuit
10 triggers the precharging of the second reference voltage.

1 31. A global reference current generator for a magnetic memory device, comprising:
2 a precharge mode current reference generator;
3 an active mode reference current generator;
4 a control logic circuit coupled to the active mode reference current generator; and
5 an oscillator coupled between the control logic circuit and the precharge mode current
6 reference generator, wherein a global reference current is generated from either the precharge
7 mode current reference generator in a precharge mode or from the active mode reference current
8 generator in an active mode.

1 32. The global reference current generator according to Claim 31, wherein a control signal
2 sent to an input of the control logic circuit selects the precharge mode or the active mode.

1 33. The global reference current generator according to Claim 31, wherein the oscillator
2 periodically signals the precharge mode current reference generator to recharge a voltage
3 potential for the global reference current.

1 34. A circuit, comprising:
2 a first transistor coupled to a first reference voltage;
3 a transfer gate coupled to the first transistor;
4 a comparator coupled to the transfer gate at an enable input of the comparator;
5 a second transistor coupled to an output of the comparator; and
6 a third transistor coupled to an input of the comparator and the transfer gate, wherein an
7 input of the comparator and the second transistor are coupled to a second reference voltage,
8 wherein a start signal input to the transfer gate triggers the charging of the second reference
9 voltage to a predetermined voltage level.

1 35. The circuit according to Claim 34, wherein the first transistor and the third transistor
2 comprise PFET transistors, and wherein the second transistor comprises an NFET transistor.

1 36. The circuit according to Claim 34, wherein the first transistor and the third transistor
2 comprise NFET transistors, and wherein the second transistor comprises a PFET transistor.